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Abstract
The effect of polarization rotation on the performance of metal oxide semiconductor field-effect
transistors was investigated with a Landau-Ginzburg-Devonshire theory based model. In this
analytical model, depolarization field, polarization rotations and the electrostatic properties of the
doped silicon substrate are considered to illustrate the size effect of ferroelectric oxides and the
stability of polarization in each direction. Based on this model, we demonstrate that MOSFET
operation could be achieved by polarization reorientation with a low operating voltage, if the
thickness of ferroelectric oxide is properly selected. Polarization reorientation can boost the surface
potential of the silicon substrate, leading to a subthreshold swing S lower than 60 mV/decade.
We believe that this model could provide guidance in designing electronic logic devices with low
operating voltages and low active energy consumption.
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I. INTRODUCTION
Ferroelectric oxides are a promising class of materials for application in electronic devices
due to their intrinsic spontaneous electric polarization, which can not only control the con-
ductance of the channel, but also can be reoriented by an external electric field [1–4]. By
modulating the polarization of ferroelectric oxides, programmable binary logic devices can be
achieved, and the fast reorientation of polarization enables fast switching and lower–power
operation of the metal–oxide–semiconductor field–effect transistor (MOSFET) [5, 6].
Here, we aim to provide guidance about designing a programmable fast switching MOS-
FET with proper size, by considering factors which were rarely included in previous mod-
eling, but may strongly affect the polarization reorientation and size effect of ferroelectric
oxides. Many analytical models based on the Landau-Ginzburg-Devonshire (LGD) the-
ory have been proposed previously [7, 8] to simulate the electrical behaviors of MOSFETs.
These models provide an insightful understanding about the mechanisms of ferroelectric
oxide based MOSFETs and guide the fabrication of novel devices. However, there are still
several vital factors beyond the scope of previous models. First, the effect of the polarization
distribution in three dimensions (3D) on the channel current–gate voltage relationship of a
MOSFET was rarely considered, even though there were a lot of studies about polarization
in 3D and its response to electric fields in different orientations [4, 9–11]. For simplicity, the
polarization of the ferroelectric oxide in a MOSFET is usually treated in one dimension. It
is true that the channel conductance is mainly modulated by the out–of–plane polarization,
but it is also important to note that the polarization components in all three dimensions
are coupled together, and the in–plane polarization strongly influences the electric suscep-
tibility out of plane. The second factor is the electrostatic properties of the channel and
gate electrode. It is widely known that the distribution of charge in electrodes, which is
parameterized as screening length, determines the strength of depolarization field, which
affects the magnitude of the spontaneous ferroelectric polarization [12–15].
In this letter, we propose a LGD theory based single crystal model with detailed analysis
of these factors, in order to provide strategies for designing a low operation voltage ferroelec-
tric field-effect transistor [16, 17]. A previous study argues that a subthreshold swing lower
than 60 mV/decade can be achieved by the negative capacitance effect [17], but there is also
debate that direct current negative capacitance is not possible, due to Gibbs free energy con-
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siderations [18]. In our model, the polarization dynamics obeys the Landau–Khalatnikov
equation and is always minimizing the Gibbs free energy under a unidirectional gate voltage.
We demonstrate that fast switching (subthreshold swing lower than 60 mV/decade) can be
achieved by a proper design of the ferroelectric oxide size. The mechanism is that during
the process of polarization reorientation, the tendency to possess spontaneous polarization
in a new direction boosts the screening charge accumulation and channel current increases,
leading to a low subthreshold swing.
II. MODEL APPROACH
The LGD model is a phenomenological theory which describes the electrical properties
of ferroelectric oxides. In this model, the thermodynamic potential (Gibbs free energy
G0) of a single crystal ferroelectric oxide is given as a function of polarization in three
directions [19, 20].
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Taking external electric field and internal depolarization field into consideration, electrostatic
terms should be added as
G = G0 −ExPx − EyPy − EzPz (2)
FIG. 1. shows the schematic of the MOSFET that we study. The insulator between
the gate electrode and doped silicon substrate is a ferroelectric oxide [17, 21]. The z axis
is normal to the ferroelectric oxide/silicon interface. In the x and y directions, there is no
external voltage, and short circuit conditions are applied [12, 22, 23]. For the case that a
gate voltage Vg is imposed on the MOSFET, we have the following equations:
2Vex + Vox = 0
2Vey + Voy = 0
Vez + Voz + ϕs = Vg


(3)
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FIG. 1. The schematic of a MOSFET with ferroelectric oxide as the insulator between the gate
electrode and silicon substrate. The pink rectangles represent insulator layers isolating the side
electrodes and source, drain terminals. (a) No gate voltage is applied (Vg = 0) and the polarization
is in plane. No carriers or current is in the channel; (b) Gate voltage is applied (Vg > 0) and
polarization is out of plane. Carriers are induced by the polarization, and drain–source current
flows.
Vex,ey,ez and Vox,oy,oz are the voltage drop across the electrode and the ferroelectric oxide in
the x, y and z directions. ϕs is the surface potential of the silicon substrate, and it can also
be viewed as the voltage drop in the doped silicon substrate. The flat band potential Vfb,
which results from the alignment of the Fermi levels of the gate electrode, oxide, and silicon
substrate is included in Vg. The electric field E is determined by both the external applied
voltage and the electrostatic properties of the ferroelectric oxide and electrodes [24–26]. It
is widely accepted that the charge density in noble metal electrodes follows the Thomas-
Fermi distribution, and this distribution causes a voltage drop across the electrodes. The
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following derivation calculating this potential drop follows the main idea in Ref. [22], but
is re-interpreted. Taking the z direction as an example and the electrostatic properties in
the x, y directions following similar rules, the relationship between the electric field and the
charge density takes the form
dE (z)
dz
= −Q (z) = −q
n (z)− n0
ε0εe
(4)
E (z), Q (z) and n (z) are the electric field, the charge density and the electron density in
electrodes at the position z. n0 is the average electron density in a neutral electrode. q is
the electronic charge. ε0 and εe are the electric permittivities of the vacuum and electrode.
Meanwhile, the potential drop V (z) is expressed as
dV (z)
dz
= −E (z) =⇒
dV (z)
dn (z)
dn (z)
dz
= −E (z) (5)
The electrons in metal electrodes are treated as a free Fermi gas, so the local potential and
the electron density are related as
V =
~
2
2m
(
3pi2n
) 2
3 (6)
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~ is the reduced Planck constant and m is the electronic mass. By combining equations (5)
and (6), we have
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Taking the derivative of equation (4), we have
d2E (z)
dz2
= −
q
ε0εe
dn (z)
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=
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The characteristic length λz, which is also called screening length and determines the dis-
persion of electrons in electrodes, is defined as
λ2z =
[
3mq
ε0εe~2
(
3pi2
)
−
2
3 n (z)
1
3
]
−1
(10)
Therefore, equation (9) is rewritten as
d2E (z)
dz2
=
1
λ2z
E (z) (11)
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The boundary conditions are 

E (0) =
Qz
ε0εe
E (−∞) = 0
(12)
Qz is the screening charge density at the ferroelectric/oxide electrode interface, which is also
Q (z = 0). Thus, the electric field and potential drop through one electrode are
E (z) =
Qz
ε0εe
ez/λz (13)
Ve =
∫ 0
−∞
E (z) dz =
∫ 0
−∞
Qz
ε0εe
ez/λzdz =
Qzλz
ε0εe
(14)
The heterostructure of electrode, ferroelectric oxide, and silicon substrate can be regarded as
a capacitor, with equal charge densities at each interface. However, the charge distribution
in the doped silicon substrate is quite different from that in metal. This is because electrons
in the metal are treated as a free electron gas. This is the basic approximation of the
Thomas-Fermi model. But doped silicon is a semiconductor, and the free carrier density is
local potential dependent [27, 28]. The interface charge density-potential relationship in the
silicon substrate is given by
Qz =
√
2εSikTNa ·
[(
e−
qϕs
kT +
qϕs
kT
− 1
)
+
n2i
N2a
(
e
qϕs
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)] 12
(15)
dϕ (z)
dz
= E (z) =
√
2kTNa
εSi
·
[(
e−
qϕ(z)
kT +
qϕ (z)
kT
− 1
)
+
n2i
N2a
(
e
qϕ(z)
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qϕ (z)
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)] 1
2
(16)
ϕs is the surface potential of the silicon substrate. k is the Boltzmann constant. Other
parameters are listed and described in TABLE I.
From the analysis above, we see that the charge density decreases gradually away from
the oxide in both the metal electrode and the doped silicon substrate, even though the
analytical expressions and physical mechanisms which govern the charge distribution are
different. As a result, there are voltage drops through each layer. These voltage drops could
counteract or completely neutralize the applied gate voltage, exerting significant influence
on the magnitudes of ferroelectric polarization and charge in the channel. Equation (15)
demonstrates that there is a one-to-one correlation between the interface charge density Qz
and the surface potential ϕs. ϕs is a function of Qz:
ϕs = f (Qz) (17)
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The voltage drop across the ferroelectric oxide takes the form
Voz = Ez · dz =
Qz − Pz
ε0
dz (18)
dz is the thickness of the ferroelectric film and Pz is the polarization in the z direction. With
the analysis above, equation set (3) is rewritten as
Qxλx
ε0εe
+
Qx − Px
ε0
dx +
Qxλx
ε0εe
= 0
Qyλy
ε0εe
+
Qy − Py
ε0
dy +
Qyλy
ε0εe
= 0
Qzλz
ε0εe
+
Qz − Pz
ε0
dz + f (Qz) = Vg


(19)
For short-circuit conditions, in order to balance the potential drop in the electrodes, the
sign of Vox,oy should be opposite to that of Vex,ey. This indicates that surface charge density
should be smaller than polarization, which means an incomplete screening of the polariza-
tion charge. As a result, an electric field (depolarization field) is induced opposite to the
polarization. The potential drop in the metal electrodes, which is proportional to screening
length, is the origin of the incomplete polarization charge screening and the depolarization
field which suppresses ferroelectricity.
The energy surface versus polarization direction and magnitude can be plotted under
the electrostatic restrictions expressed in equation (19). After acquiring the energy sur-
face, polarization dynamics on the energy surface is simulated by the Landau–Khalatnikov
equation [29–31],
γ
d
−→
P
dt
+∇−→
P
G = 0 (20)
γ is the polarization dynamic parameter. G is the thermodynamic potential defined in
equation (2) with the restriction shown in equation (19). The most stable polarization is
the one which minimizes Gibbs free energy G. However, if the polarization is not in a
local minimum, it cannot move to one instantaneously. The rate of return to a minimum
is determined by many factors. For example, the resistance of the circuits affects this rate,
because polarization evolution must be accompanied by screening charge transmission. The
polarization dynamic parameter γ is related to the mobility of polarization, as ∇−→
P
G can be
regarded as the driving force of polarization and γ d
−→
P
dt
is the speed of polarization evolution.
The applied time–varying gate voltage takes the form,
Vg = V0 sin (ωt)
(
0 < t <
pi
ω
)
(21)
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Here, we do not mean that the applied gate voltage is oscillatory. Instead, we are simulating
one on/off programmable cycle
(
0 < t < pi
ω
)
, and the increase/decrease of the gate voltage
takes the sine form. Equation (20) is rewritten as
γ0
d
−→
P
d (ωt)
+∇−→
P
G = 0 (22)
γ0 = ωγ is the effective polarization dynamic parameter. ϕs and Qz can be calculated from
Pz and the drain-source current Ids is obtained by the Pao-Sah double integral [32].
Ids = qµeff
W
L
∫ Vds
0
(∫ ϕs
δ
n2i
Na
eq(ϕ−V )/kT
ξ (ϕ, V )
dϕ
)
dV (23)
where the parameters in this simulation are listed in TABLE I, and the function ξ (ϕ, V ) is
given in Ref. [28].
III. RESULTS AND ANALYSIS
The ferroelectric oxide we choose is BaTiO3, which possesses a relatively large sponta-
neous polarization (Ps ≈ 0.26 C/m
2) at room temperature [14].
In order to simulate the energy surface, we vary the surface potential ϕs and polarization
Px. For each ϕs, charge density Qz and polarization Pz are determined uniquely by equations
(15) and (19). At room temperature, the BaTiO3 crystal has a tetragonal phase. The
polarization orients either out of plane or in plane. We set the in–plane polarization direction
as the x direction and Py = 0. Here, we should also note that we assume that the in–
plane polarization has no effect on the channel. Therefore, it is not necessary that the
source channel–drain–current flows along the x direction. Electric field E is obtained by
the electrostatic restrictions in equation (19). Then energy surfaces describing Gibbs free
energy G with respect to Px and Pz are calculated by formula (1) and (2). In FIG. 2, we have
plotted two energy surfaces of BaTiO3 with different thicknesses in the x and z directions
on a p–type silicon substrate.
From the graphs, we can see that for out–of–plane polarization, a negative orientation
(pointing to gate electrode, with negative ends of oxide dipoles toward the channel) is more
favorable when there is no applied voltage. This is because for a p–type silicon substrate,
positive screening charge is more likely to accumulate at the interface, leading to the po-
larization pointing away from the substrate/ferroelectric oxide interface. FIG. 3 shows the
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TABLE I. PARAMTERS INVOLVED IN THIS STUDY
Description Value
T Temperature 298 K
α1 Coefficient in LGD theory
a −2.77×107 m/F
α11 Coefficient in LGD theory
a −5.35×108 m5/C2F
α12 Coefficient in LGD theory
a 3.23×108 m5/C2F
α111 Coefficient in LGD theory
a 8.00×109 m9/C4F
α112 Coefficient in LGD theory
a 4.47×109 m9/C4F
α123 Coefficient in LGD theory
a 4.91×109 m9/C4F
λx,y,z Screening lengths in noble metal
b 0.04 nm
ε Dielectric constant of noble metalb 2.0
Na Substrate doping concentration
c 4× 1015 cm−3
ni Intrinsic carrier concentration
c 1.5× 1011 cm−3
εSi Dielectric constant of silicon 11.7 F/m
µeff Effective electron mobility 3.0× 10
−2 m2/Vs
W Width of the silicon channel 4.0× 10−7 m
L Length of the silicon channel 4.0× 10−7 m
dy Equals to dx
a Reference [19]
b Reference [26]
c Reference [28]
relationship of the surface potential and the interface charge density in the p–type silicon
substrate. A positive (pointing to silicon substrate) spontaneous polarization Pz+ ≈ 0.26
C/m2 corresponds to a surface potential ϕs = 0.962 eV, while Pz− ≈ −0.26 C/m
2 cor-
responds to a surface potential ϕs = −0.4346 eV. The depolarization fields through the
ferroelectric oxide are calculated with the equation (19):
Ez =
1
dz
[
Vg − f (Qz)−
Qzλz
ε0εe
]
(24)
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FIG. 2. Energy surfaces and their two dimensional projections for MOSFET systems with ferro-
electric oxide BaTiO3 of different sizes. Parameters used in the simulation are given in Ref. [19].
(a) dx = 400 nm and dz = 200 nm, polarization in plane favored. Polarizations corresponding to
the four local minima are marked as Px+, Px−, Pz+ and Pz−; (b) dx = 400 nm and dz = 800 nm,
polarization out of plane favored. Polarization dynamics is marked with the dashed lines, path 1:
polarization rotation; path 2: polarization inversion.
|Ez (Pz+)| =
1
dz
[
0.962 +
0.26λz
ε0εe
]
> |Ez (Pz−)| =
1
dz
[
0.4346 +
0.26λz
ε0εe
]
(25)
The depolarization field for positive polarization is larger, and this explains why on the
energy surface with no gate voltage, a negative polarization is more favorable than a positive
one.
Besides, the graphs also demonstrate the known relation that the thicker the ferroelectric
oxide is in one direction, the more stable the polarization in this direction. As shown in
equation (19), if the thickness overwhelms the screening length, the potential drop in the
electrodes can be neglected [33]. As a result, the electric field through the ferroelectric oxide
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FIG. 3. The relationship of surface potential and interface charge density in the doped silicon
substrate.
decreases, making the polarization in this direction more favorable.
These results also illustrate that we can modulate the global minimum by adjusting
the three-dimensional size of the ferroelectric oxide. An energy surface we are particularly
interested in possesses the global minimum for Px. When the gate voltage is applied, the local
minimum corresponding to Pz+ becomes deeper and polarization rotates to the z direction.
After the gate voltage is turned off, the polarization relaxes back along the x direction.
Meanwhile, the depth of the local minimum for Pz+ is close to that for Px. In such a
situation, a relatively small applied gate voltage Vg could induce polarization to rotate from
the x direction to the z direction. The channel current strongly depends on the interface
charge density, which is approximately equal to the polarization in the z direction.
Ids
depends on
−−−−−−→ Qz ≈ Pz (26)
Here, we provide guidance about how to select the optimal widths of the ferroelectric
oxide, in order to make the polarization rotation likely to occur. First, in order to make the
polarization orient in the x direction without gate voltage, the depolarization field for Px
should be smaller than the one that corresponds to Pz−,
|Ex| =
1
dx
∣∣∣∣2× 0.26λxε0εe
∣∣∣∣ < |Ez (Pz−)| = 1dz
[
0.4346 +
0.26λz
ε0εe
]
(27)
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Typically, the dielectric constant and screening length of the noble metal electrodes are
εe = 2 and λ =0.4 A˚ [26]. For these values, we have the criterion
dz
dx
< 0.87 (28)
In order to have a programmable device, when the applied gate voltage Vg returns 0, the
polarization should spontaneously return from the Pz+ position to the minimum for Px on
the energy surface. According to the Landau–Khalatnikov equation, the Pz+ position on the
energy surface should be a saddle point,
∂2G
∂Px
2 < 0
∣∣∣∣
Pz=Pz+
=⇒ α1 + α12P
2
z+ + α112P
4
z+ +
2λx
dxε0εe
< 0 (29)
The value of Pz+ increases with thickness in the z direction, since a thinner film means a
larger depolarization field which suppresses the ferroelectricity. The Pz+− dz relationship is
shown FIG. 4.
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FIG. 4. The Pz+ vs. dz plot. Only when the thickness in the z direction dz is below 140 nm, Pz+
is smaller than 0.223 C/m2.
α1 + α12P
2
z+ + α112P
4
z+ < 0⇒ 0 < Pz+ < 0.223 C/m
2 (30)
Therefore dz < 140 nm is a necessary condition for the polarization rotating back to the x
direction.
α1 +
2λx
dxε0εe
< 0⇒ dx > 167 nm (31)
12
According to the analysis above, in this study, the BaTiO3 dimensions are selected as dx =
400 nm and dz = 100 nm.
Hysteresis loops with different values of γ0 are calculated and shown in FIG. 5. It demon-
FIG. 5. Hysteresis loop of the out–of–plane polarization Pz, with different values of γ0.
strates that if γ0 is too large, the out–of–plane polarization cannot reduce to 0 and the
device is not ready for the next program cycle. From our simulation, the threshold γ0 for
out–of–plane polarization returning to 0 completely is around 1.0× 105 m/F. γ0 is not only
frequency dependent as shown in equation (22), but also dependent on the resistance in the
circuit [34, 35], since polarization dynamics is accompanied by screening charge transmission
[26, 36]. Therefore, in order to make γ0 in the acceptable range and to have a short switching
time, the resistance in the circuit should be low.
To evaluate the performance of MOSFET, The drain–source current Ids and gate voltage
Vg relationship is calculated based on Pao–Sah double integral. The simulated hysteresis
loop and Ids − Vg curve for γ0 = 1.0× 10
4 m/F are shown in FIG. 6 (b).
From the simulation, it can be seen that the on/off ratio of the channel current is large,
which means that this device is extremely suitable for logic technology. This large on/off
ratio results from spontaneous polarization rotation, because the spontaneous polarization
attracts screening charge as free carriers, leading to a large on–current. The segments in
the Ids − Vg curve circled by dashed lines possess subthreshold swings S lower than 60
mV/decade. For the segment with Ids and Vg increasing, S = 53 mV/decade, and the S of
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FIG. 6. (a) Hysteresis loop of the in–plane polarization Px and out–of–plane polarization Pz,
effective polarization dynamic parameter γ0 = 1.0 × 10
4 m/F; (b) Ids − Vg curve of MOSFET. In
the circled part, the inverse slope swing is lower than 60 mV/decade.
the decreasing segment is even lower. This is because, as the gate voltage Vg increases and
exceeds the threshold voltage, the polarization rotates and boosts free carriers in the silicon
channel, inducing a steep increase of the channel current. From FIG. 6, we can see that the
steep change of the channel current is accompanied by polarization reorientation.
S can be expressed as [17]
S =
∂Vg
∂ (log10 Ids)
=
∂Vg
∂ϕs
∂ϕs
∂ (log10 Ids)
(32)
During the polarization reorientation period, the polarization changes suddenly from an in–
plane one corresponding to zero surface potential to a positive out–of–plane polarization,
which maintains a large surface potential as demonstrated in FIG. 3. The surface potential
is boosted as
∂Vg
∂ϕs
< 1, (33)
causing S to break the 60 mV/decade limit.
Compared with polarization inversion, polarization rotation possesses many advantages
for electronic device applications. First, as shown in FIG. 2, in the polarization rotation
process, a much lower energy barrier is overcome, leading to a lower polarization rotation
voltage[37]; Secondly, the working state of the MOSFET can be modulated by a unidi-
rectional gate voltage. This simulation and the guidance about designing the ferroelec-
tric oxide size can be also extended to other types of channel, such as quantum well and
graphene [6, 38–41]. The only part that needs to be modified according to the electric
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properties of new channels is the surface potential–interface charge density relationship
ϕs = f (Qz) (34)
In the simulation, the focus is BaTiO3, but this analytical model can also be applied to
other ferroelectric oxides, such as PbTiO3 and PbZr1−xTixO3. PbTiO3 possesses a larger
energy barrier in the polarization process compared with BaTiO3 [42]. Therefore, a larger
applied gate voltage is needed or we should use PbTiO3 with smaller dimensions. Also,
a single–domain ferroelectric oxide is assumed in this model. However, the effect is not
limited to a single crystal. When a gate voltage is applied, polarization in the z direction
increases in different grains and finally the polarization becomes approximately uniform.
After the voltage is removed, the polarization relaxes back to the plane. Multiple domains
may form in each grain, but the polarization distribution in plane has little effect on the
channel conductance.
IV. CONCLUSION
In summary, the polarization distribution in 3D and the electrical properties of the elec-
trodes and the silicon substrate were highlighted in this LGD–theory–based model. Our
model demonstrated that polarization reorientation can modulate the drain–source current
effectively. Besides, the choice of electrodes and the dimensions of the ferroelectric oxide are
key factors in determining the performance of a MOSFET with depolarization fields. With
proper selection of the thicknesses, field effect transistor with low operating voltage and fast
switching can be achieved by the polarization reorientation of the ferroelectric oxide.
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